Principal Silicon Design Engineer

You will be part of the SOC design team driving many facets of high performance, high bandwidth designs. The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, System on Chip (SOC) integration including clocking and resets, Synthesis and static checks such as Lint and Clock/Reset domain crossings. Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec. 12+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure. 6+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs. 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug 4+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic SoC Design and Integration Clocking and reset Complex algorithmic designs for AI usages Script development.