About the job:
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Responsibilities:
Define and drive the implementation of physical design methodologies.
Take ownership of one or more physical design partitions or top level.
Manage timing and power consumption of the design.
Contribute to design methodology, libraries, and code review.
Define the physical design related rule sets for the functional design engineers.
Minimum qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
8 years of experience with advanced design, including clock/voltage domain crossing, design for testing (DFT), and low power designs.
Experience with system on a chip (SoC) cycles.
Experience in high-performance, high-frequency, and low-power designs.
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience in coding with System Verilog and scripting with TCL.
Experience with layout verification and design rules.
Experience with very large scale integration (VLSI) design in SoC or multiple-cycles of SoC in ASIC design.
Ready to apply?
Sign up first — takes a minute — and you get Hiro’s take on this role, a resume tailored to it, and (if available) a referral from a real employee at Google. All free with your Pro gift.
Sign up to apply