About the job:
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
Responsibilities:
Execute complete tasks like DFT RTL insertion, Verification, Gates DFT, Post Silicon etc within the scope of a larger project, under guidance from the manager.
Select appropriate approaches from clear options to address technical challenges, under some guidance from the manager or senior team members.
Implement with supervision, making steady progress without constant guidance.
Minimum qualifications:
Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
2 years of experience in Automatic Test Pattern Generation (ATPG) methods.
Experience with VLSI ASIC design flows.
Experience in scripting (e.g., Python, Tcl, or Perl) to automate design flows and pattern validation tasks.
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
2 years of experience in the DFT flow, including implementation, scan insertion, and verification for complex ASIC/SoC designs.
Experience scripting in Python or Perl or other related language.
Experience with industry-standard DFT EDA tools.
Ability in DFT validation, including pattern validation, Gate Level Simulations (GLS) simulation with timing, generating test cases, and debugging GLS.
Ready to apply?
Sign up first — takes a minute — and you get Hiro’s take on this role, a resume tailored to it, and (if available) a referral from a real employee at Google. All free with your Pro gift.
Sign up to apply